


ASUS FX506LU N18E-G0 Block Diagram

01



Model
FX506LU

REV

CHANGE LIST

Item	Stage	Page	Owner	Change explanation
01	ER	29	EE	ER-000: Del RD_N ON For T.2V_MUX enable....1113
02	ER	29	EE	ER-001: Change G9090 to G9661 to solve PD issue and F1.2V_HDMI ripple issue....1113
03	ER	29	EE	ER-002: Add N-MOSFET to +1.2V_HDMI for ripple issue....1113
04	ER	29	EE	ER-004: Change F1.2V to +1.2V_HDMI power rail name....1113
05	ER	29	EE	ER-005: Del +3V power rail and SR9 and SR7 to shortpad....1113
06	ER	29	EE	ER-006: Change +3V_PD to IDO for ripple issue....1113
07	ER	39	EE	ER-007: ADD DISCHARGE FOR to +1.2V_HDMI power rail name....1113
08	ER	29	EE	ER-008: No mount SR82 for surge issue....1113
09	ER	29	EE	ER-009: Del PD to MUX SPM805....1113
10	ER	29	EE	ER-010: Change no mount: SR6, SR65, SR67, NO USED....1113
11	ER	39	EE	ER-011: Change no mount: HQ3, NO USED....1113
12	ER	29	EE	ER-012: Change SR61, SR62, SR63 TO NO-MOUNT for shortpad....1113
13	ER	11	EE	ER-013: Change R206 TO NO-MOUNT for shortpad....1113
14	ER	16	EE	ER-014: Change R858 and C1094, R856 TO NO-MOUNT....1113
15	ER	7	EE	ER-015: Change C269 1000P to 10U_4 for power ripple....1113
16	ER	18	EE	ER-016: Add 0.1U near MR5....1113
17	ER	19	EE	ER-017: Add 0.1U near MR10....1113
18	ER	32	EE	ER-018: Change C1116 *47U to 10U_4 for ripple....1113
19	ER	22	EE	ER-019: Change GPIO27 TPFC_HPD to GPIO27_IPFC_HPD# for Low active....1113
20	ER	22	EE	ER-020: Change GPIO18 TPPE_HPD to GPIO18_IPPE_HPD# for Low active....1113
21	ER	28	EE	ER-021: Del RP1/RP2/RP3/RP4 and EMI by pass for EMI request....1113
22	ER	07	EE	ER-022: Change C285/C23/C2 from 470F to 2.2UF for PASS VIRT....1119
23	ER	29	EE	ER-023: Change SU10 part number for E ver and 08FW to fix PD2.0 fail issue....1120
24	ER	36	EE	ER-024: Change KR122 0ohm to no-mount for no support....1120
25	ER	28	EE	ER-025: Change AR47, AR48 to BCM15AG221SN1D and C1072 C1073 to IDP For EMI issue and signal pass....1122
26	ER	31	EE	ER-026: Change 2.1ohm to 5.1ohm for fix IDR issue....1122
27	ER	12	EE	ER-027: Change R43 to no-mount and add R874 100K to GND for fixed GPU timing issue....1122
28	ER	12	EE	ER-028: Change Vx13 to 10K for fixed CPU timing issue....1122
29	ER	34	EE	ER-029: Change C355, C356 to no-mount for fix TP timing issue....1122
30	ER	35	EE	ER-030: Add AR47 most resistor between AGND&GND and connect to AU1 pin20 for active speaker noise issue in S5....1122
31	ER	37	EE	ER-031: Del KQ15/KQ13 for no support Red backlight....1125
32	ER	23	EE	ER-032: Fix voltage ripple over spec1128
33	ER	35	EE	ER-031: AR14 and AR5 change from 22 ohm to 10 ohm increasing the FSDV margin.
34	ER	30	EE	ER-032: Remove CON6 for USB board FFC CONN
35	ER	30	EE	ER-E33: Reserve CON6 for USB board FFC CONN.....1206
36	ER	31	EE	ER-E34: KR64, KR65, KR66, KR67, KR68 change from 390 to 931 ohm for brightness
37	ER			
38	ER			
39	ER	54	Power	ER-001: PR631 from 100ohm to 105ohm for +1.0V_CPU output voltage.
40	ER	48	Power	ER-002: Add PC169 & PC170 470F for ASUS SQW.
41	ER	41	Power	ER-003: Change PR1093 from 16.9k to 18.7k to set IA icmax 128A for CML H base.
42	ER	41	Power	ER-004: Change PC1061 from 68pF to 330pF to correct L_DCR matching.
43	ER	41	Power	ER-005: Change PR1078 from 422 to 442 ohm to set OCP I80A for H62.
44	ER	41	Power	ER-006: Change PC1068 from NI to 47nF to correct L_CDR matching.
45	ER	41	Power	ER-008: Change PR1078 from 365 to 287 ohm to set OCP I16A for H42.
46	ER	41	Power	ER-009: Change PR1057 to 71.2K to correct IMONA for H42.
47	ER	41	Power	ER-010: Change PR1070 from 5.11k to 3.3k to correct DCLL for H42.
48	ER	43	Power	ER-011: PC1333, PC1334, PC1335, PC1336, PC1337, PC1338 add 220F to reduce ripple by VTT test
49	ER	41	Power	ER-012: Change PC1044 from 10nF to 15nF to correct L_DCR matching for SA.
50	ER	41	Power	ER-013: Change PC1050 from 220pF to 680pF to reduce undershoot for SA.
51	ER	47	Power	ER-014: Delete PD12 & PD13 for SHONA issue.
52	ER	47	Power	ER-015: PC157 1000P change to 2200P for meet RxD rise time SPEC.
53	ER	47	Power	ER-016: PC164 1000P change to 680P for meet TP rise time SPEC.
54	ER	45	Power	ER-017: PR1397 change to 6.49K+-1% for output voltage up.
55	ER	54	Power	ER-018: PR642 change from 24.9K to 25.5K by EE request
56	ER	56	Power	ER-019: PC295 & PC299 TC, 180W/G0 just 9pcs
57	ER	41-56	Power	ER-020: 0ohm change to short pad.
58	ER	41-56	Power	ER-021: Remove output short pad.
59	ER	47	Power	ER-022: Reserve MAIND signal
60	ER	45	Power	ER-023: F1.05V_VCCSTG enable signal change to RUN_ON by EE request
61	ER	47~49	Power	ER-024: add test point PTF1~6 for ASUS request
62	ER	47	Power	ER-025: Reserve PC1405 for EMI request
63	ER	50	Power	ER-026: PD2 change to TP2086 (U144_Z) by nvidia requests VRRM from RC mode to liner mode
64	ER	49	Power	ER-027: Set Pmon(max) on 350W
65	ER	53	Power	ER-028: Fix FBVDDQ voltage due to support G0 only
66	ER	44	Power	ER-029: VCCIO enable signal change to CIO_GATE# by EE request
67	ER	45	Power	ER-030: F1.05V_VCCSTG enable signal change to CIO_VCCSTG_EN, mount PU1332 for debug

DOC NO.

PROJECT MODEL : BKLH/BKLN

APPROVED BY:

DATE: 2018/01/17


PART NUMBER:

DRAWING BY:

REVISION: 1A


Comet Lake Processor (CLK,MISC,JTAG)



Host CLK:
Trace length < 11000 mils
Trace spacing = 15 / 20 mils, Impedance 85 ohm




Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.



XDP_PREQ#  XDP_TRST# (16)
 XDP_PRDY#  XDP_PREQ# (16)
 XDP_PRDY#  XDP_PRDY# (16)




CFG_RCOMP 49.9 1% 2 R177 

Design Note(CFG_RCOMP):
 DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)

CPU CORE SVID


Layout note:


1. Need routing together
2. ALERT need between CLK and DATA.




Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board	
CFG[0]	Stall reset sequence after PCU lock until de-asserted	Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a Oxm board.	
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed	
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled	
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training	

2CPU VDDQ





www.teknisi-indonesia.com




ADD R872,R873 2kohm pull down for desable audio form CPU....Tommy_0924

Comet Lake Processor (DDR4)


Interleaved

05




CML Processor (POWER)



Follow CML H page 126 to 45W(GT2): +VCCGT=32A



Follow CML H EDS page 135 to 45W(GT2): VCCSA=11.1A
ER-022:Change C289,C73,C72 From 47uF to 22uF for PASS VRTT...1119



Follow CML H EDS page 135 45W: VDDQ=3.3A





Close to U1.BH13/BJ13/G11

Close to U1.H29,G30

teknisi indonesia

Close CPU




ER-015:Change C269 1000P to 10U_4 for power ripple....1113.






Quanta Computer Inc.
PROJECT : FX506L/FX706L

Follow CML H EDS page 124 to 45W(GT2): VCC_CORE=140A for 8 code
 Follow CML H EDS page 124 to 45W(GT2): VCC_CORE=128A for 6 code
 Follow CML H EDS page 124 to 45W(GT2): VCC_CORE=86A for 4 code




Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket
 Trace Impedance 50 ohm

CML-H Processor (GND)





CML-H Processor (RESERVED, CFG)



www.teknisi-indonesia.com







The diagram illustrates the clock distribution architecture. It starts with a 3V supply feeding several 10K 5% resistors (R68, R104, R226, R61, R864) which connect to the PCIE_CLKREQ_* signals. These signals are also connected to the CLKREQ[7:0] and CLKREQ[15:8] buses. The clock tree includes XTAL24_IN and XTAL24_OUT signals, which are filtered by capacitors (C339, C344) and pass through buffers (Y1, Y2). The clock signals are then distributed to various components, including the CPU (CPU_P, CPU_N), GPU (GPP_*), and other peripherals like the RTC (RTC_X1, RTC_X2) and CNV_384_CLK.

Legend:

- (3) CLK_DPLL_NSCCLKP
- (3) CLK_DPLL_NSCCLKN
- (3) CLK_CPU_BCLKP
- (3) CLK_CPU_BCLKN
- (40) PCIE_CLKREQ_GLAN#
- (20) PCIE_CLKREQ_VGA#
- (32) PCIE_CLKREQ_SSD#
- (33) PCIE_CLKREQ_SSD2#
- CLKREQ[7:0] Mapped to CLK_PCIE[7:0]
- CLKREQ[15:8] Mapped to CLK_PCIE[15:8]
- unused CLKREQ# --> NC
- R164 60.4 1% 2XCLK_RBIAIS
- RTCX1
- RTCX2
- GPP_B5/SRCLCKREQ0#
- GPP_B6/SRCLCKREQ1#
- GPP_B7/SRCLCKREQ2#
- GPP_B8/SRCLCKREQ3#
- GPP_B9/SRCLCKREQ4#
- GPP_B10/SRCLCKREQ5#
- GPP_H0/SRCLCKREQ6#
- GPP_H1/SRCLCKREQ7#
- GPP_H2/SRCLCKREQ8#
- GPP_H3/SRCLCKREQ9#
- GPP_H4/SRCLCKREQ10#
- GPP_H5/SRCLCKREQ11#
- GPP_H6/SRCLCKREQ12#
- GPP_H7/SRCLCKREQ13#
- GPP_H8/SRCLCKREQ14#
- GPP_H9/SRCLCKREQ15#
- CLKOUT_ITPXD_P
- CLKOUT_CPUNSSC_P
- CLKOUT_CPUNSSC
- CLKOUT_CUPICBCLK
- CLKOUT_CUPICBCLK_P
- CLKOUT_PCIE_N0
- CLKOUT_PCIE_P0
- CLKOUT_PCIE_N1
- CLKOUT_PCIE_P1
- CLKOUT_PCIE_N2
- CLKOUT_PCIE_P2
- CLKOUT_PCIE_N3
- CLKOUT_PCIE_P3
- CLKOUT_PCIE_N4
- CLKOUT_PCIE_P4
- CLKOUT_PCIE_N5
- CLKOUT_PCIE_P5
- CLKOUT_PCIE_N6
- CLKOUT_PCIE_P6
- CLKOUT_PCIE_N7
- CLKOUT_PCIE_P7
- CLKOUT_PCIE_N8
- CLKOUT_PCIE_P8
- CLKOUT_PCIE_N9
- CLKOUT_PCIE_P9
- CLKOUT_PCIE_N10
- CLKOUT_PCIE_P10
- CLKOUT_PCIE_N11
- CLKOUT_PCIE_P11
- CLKOUT_PCIE_N12
- CLKOUT_PCIE_P12
- CLKIN_XTAL
- CNV_384_CLK
- RTCX1
- RTCX2
- CLK_PCIE_GLANN
- CLK_PCIE_GLANP
- CLK_VGA_N
- CLK_VGA_P
- CLK_PCIE_SSDN
- CLK_PCIE_SSDP
- CLK_PCIE_SSD2N
- CLK_PCIE_SSD2P





Warning: This strap must be configured to '0' (SAFS is disabled)
if the eSPI or LPC strap is configured to '0' (eSPI is disabled)


- This signal has a weak internal pull-down.
- 0 = Port C and D is not detected.
- 1 = Port C and D is detected.

INT_HDMI_SCL R58 *2.2K 5% 2
INT_HDMI_SDA R59 *2.2K 5% 2 +3V

INT_HDMI_SCL1 R843 *2.2K 5% 2
INT_HDMI_SDA1 R842 *2.2K 5% 2 +3V


Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os

need to add +1.05V power rail




For CNVI

ESD6 CLOSE TO U7



C324 CLOSE TO U7.B2








- 1.24V for CNVi logic = VCCDPHY_1P24 & +VCCPRIM_1P24
- This rail is generated internally with a LDO and needs to be routed to the motherboard so that the rail can be supplied back to the SoC.

Refer to the Platform Design Guide for implementation details.




Quanta Computer Inc.
PROJECT : FX506L/FX706L

Size	Document Number	Rev
	PCH 6/7 (POWER)	2A
Date:	Thursdav, March 26, 2020	Sheet 15 of 59




SMT GASKET-BOT




CPU上上上上上上


FAN



CPU / GPU brket



Audio上上上上






2nd SSD NUT





PCH NUT



USB2.0 CONN GP




Type C





2D barcode



USB2 PAD




DDR4 clip PAD





For EMI Request 1 20190923

placement on TOP SIDE VIN Plane







placement on TOP SIDE VA+ Plane






For EMI Request 1 20190923


For EMI Request 1 20190923













MEMORY: FBA Partition 63..32




GDDR6 CMD Mapping		
Lower 0..31		
Upper 32..63		
DRAM1		
CHA-Byte 0,1		
CA0_A	CMD0	CMD20
CA1_A	CMD9	CMD28
CA2_A	CMD8	CMD21
CA3_A	CMD32	CMD29
CA4_A	CMD7	CMD23
CA5_A	CMD11	CMD27
CA6_A	CMD15	CMD30
CA7_A	CMD4	CMD31
CA8_A	CMD3	CMD19
CA9_A	CMD1	CMD17
CAB1_A	CMD6	CMD22
CKE_A	CMD10	CMD26
CHB-Byte 2,3		
CA0_B	CMD4	CMD16
CA1_B	CMD12	CMD25
CA2_B	CMD8	CMD24
CA3_B	CMD13	CMD33
CA4_B	CMD7	CMD23
CA5_B	CMD11	CMD27
CA6_B	CMD15	CMD30
CA7_B	CMD4	CMD31
CA8_B	CMD3	CMD19
CA9_B	CMD1	CMD17
CAB1_B	CMD6	CMD22
CKE_B	CMD10	CMD26
CHB-Byte 6,7		
CA0_B	CMD4	CMD16
CA1_B	CMD12	CMD25
CA2_B	CMD8	CMD24
CA3_B	CMD13	CMD33
CA4_B	CMD7	CMD23
CA5_B	CMD11	CMD27
CA6_B	CMD15	CMD30
CA7_B	CMD4	CMD31
CA8_B	CMD3	CMD19
CA9_B	CMD1	CMD17
CAB1_B	CMD6	CMD22
CKE_B	CMD10	CMD26
RESET*	CMD2	CMD18

MEMORY: FBC Partition 31..0





MEMORY: FBC Partition 63..32



eDP Conn.

ER-025:Change EMIL5,EMIL6 to BLM15AG221SN1D and C1072 C1073 to 10P For EMI issue and signal pass....1122.

ER-021:Del RP1/RP2/RP3/RP4 and EMI by pass for EMI request....1113.





Quanta Computer Inc.
PROJECT : FX506L/FX706L

Size Document Number eDP CONN/CAM/D-MIC Rev 2A
Date: Thursday, March 26, 2020 Sheet 28 of 59

USB 3.2 GEN1 Type A/ PORT1



```
PR-E02:Remove CON6 for USB board FFC CONN.....0217
```



PR-E06:L8/L9/L12/L13 change to RFL11T2SA0AR for RF



USB 3.2 GEN1 Type A/PORT2

PR-E06:L8/L9/L12/L13 change to RFL11T2SA0AR for RF







ER-E34:KR64, KR65, KR66, KR67, KR68 change from 390 to 931 ohm for brightness




SATA HDD FFC

ER-032:Change HDD FFC pin define for ME cable routing....1126

ACS:51647-01001-V02




Quanta Computer Inc.
PROJECT : FX506L/FX706L



Change connector list


WLAN/BT

NGFF Wifi/BT (Hybrid Type E)




Change connector list

2ND SSD




Thermal

Near CPU




TU2 1st	AL000753000
TU2 2nd	AL007717000




Near GPU

Touch Pad Connector AA type





ER-029: Change C355,C356 to no-mount for fix TP timing issue....1122.

Change connector list






Audio Code (ALC256M)






KEYBOARD Con.





KEYBOARD BACKLIGHT Con.

8/7 Change to footprint.




1 Zone RGB

1 Zone R




ER-031:Del KQ15/KQ13 for no support Red backlight....1125.

ESD23 CLOSE TO KHE1




ER-033:Change footprint for SMT request....1126.

4Pins Fan Connector Pins Definition





Pin No.	Function
Pin 1	TACHO
Pin 2	GNA
Pin 3	PWM
Pin 4	+5V


FAN1 for GPU(New)




FAN2 for CPU









45W H62/H42: GFX_CORE LL=-2.7mV/A


I@ is for H42
E@ is for H62



GFX_CORE





Default setting




Default setting


+1.05V_S5




1.2VSUS & VTT_MEM




STATE	S3	S5	+1.2V_SUS	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	Off/High Z
S4/S5	0	0	Off	Off	Off






AC IN (On-Board DC-Jack)


Fuse Rating =
 $IR(max) / (0.75 * 0.88)$
 $230W / 19.5V / 0.66 = 17.87A$





Battery IN

Fuse Rating =
 $IR(max) / (0.75 * 0.88)$
 $90Whr - 11.35A / 0.66 = 17.2A$












NVVDD Phase-4



NVVDD Phase-5




+FBVDDQ_MEM




+1.0V_GPU

N18E-G0 TDC=1.6A, Max=2.5A




Load Switch for GPU

N18E-G0 TDC=1.6A, Max=2.5A




+1.8V_GPU_AON

1.8V
N18E-G0 TDC=2.2A, Max=2.9A



Discharge



1V8_GPU_AON


1V8_MAIN_EN


+1.8V_GPU


NVVD


PEX_VDD

FBVDDQ












Power button on




OS status	S0	S0ix	S3	(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)	
H/W status	S0	C10	S3	S4 (Win10 off) RTC wake Enable WOLAN Enable	S4 (Win10 off) RTC wake Disable WOLAN Disable	S5 (Fast Startup 'y')	S5 (Fast Startup 'x')	
RUN_ON	H	H	L	L	L	L	L	
+3V	H	H	L	L	L	L	L	
+5V	H	H	L	L	L	L	L	
+0.675V_DDR_VTT	H	H	L	L	L	L	L	
+VCCSA	H	H	L	L	L	L	L	
+VCC_GFX	H	H	L	L	L	L	L	
+VCC_CORE	H	H	L	L	L	L	L	
C10_GATE	H	L	L	L	L	L	L	
+1.05V_VCCSTG	H	L	L	L	L	L	L	
+0.95V_VCCIO	H	L	L	L	L	L	L	
+1.2V_SUS_C10(VCCPLL_OC)	H	L	L	L	L	L	L	
SUS_ON	H	H	H	L	L	L	L	
+1.05V_VCCPLL/+1.05V_VCCST	H	H	H	L	L	L	L	
+1.05V_SUS	H	H	H	L	L	L	L	
+1.2V_SUS	H	H	H	L	L	L	L	
SUS_ON_2.5V	H	H	H	L	L	L	L	
+2.5V_SUS	H	H	H	L	L	L	L	
S5_ON_2	H	H		H	L	L	L	
+1.05V_S5	H	H		H	L	L	L	
S5_ON	H	H		H	L	H	L	
+3V_S5	H	H		H	L	L	L	
+1.8V_S5(From PCH)	H	H		H	L	H	L	
+5V_S5	H	H		H	L	H	L	








MEMORY: FBB Partition 63..32





Overt revt ckt for NVVDD



NVVDD POWER GOOD LOOPBACK



For GC6



GPU All power good



	GC6_V18_MAIN_EN	GC6FGEN	NB_FGC6	V18_AON	F=1.8V_GPU	NVVDD	PEX_VDD	FVDDQ
POWER ON	1	0	0	ON	ON	ON	ON	ON
GC6	0	1	0	ON	OFF	OFF	OFF	ON
FGC6	0	1	1	ON	ON	OFF	ON	ON

For Power off sequence

